Design and control strategy of solid state transformer using CHB, MMC and 5-L ANPC multilevel converters

Document Type : Research Paper

Authors

1 Department of Electrical Engineering, Kish International Branch, Islamic Azad University, Kish Island, Iran

2 Department of Electrical Engineering, University of Science and Culture, Tehran, Iran

3 Department of Electrical Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran.

4 Department of Electrical and Computer Engineering, University of Mohaghegh Ardabili, Ardabil, Iran

Abstract

In this paper, the process of designing and comparing cascaded H-bridge (CHB) converter, modular multilevel converter (MMC), and five-level active neutral-point clamped (5L-ANPC) converter as a solid-state transformer (SST) utilized in the distribution network was investigated. The design was based on 1.7 kV IGBT modules (for CHB and MMC converters) and 3.3 and 4.5 kV IGBT modules (for 5L-ANPC converter). The converters were compared at voltage levels of 6.9, 11, and 20 kV and power levels of 0.5 and 2 MW. As well, when the number of MC voltage levels increases, the complexity of the control system, as well as the control algorithm, increases largely. In order to simplify the control system, a hierarchical control system is designed for these MCs. In the process of designing converters, thermal analysis and selecting smaller parts with lower losses due to enhanced efficiency were considered.

Keywords

[1] F.B. Ajaei and R. Iravani, Dynamic interactions of the MMC-HVDC grid and its Host AC system due to AC-Side disturbances, IEEE Trans. Power Delivery 31 (2016), no. 3, 1289–1298.
[2] B.K. Bose, Power electronics and motor drives recent progress and perspective, IEEE Trans. Ind. Electron. 56 (2009), no. 2, 581–588.
[3] Dasgupta, Design of Transformers, Tata McGraw-Hill Publishing Company Limited, New Delhi, 2002.
[4] L. Ferreira Costa, G.D. Carne, G. Buticchi and M. Liserre, The Smart Transformer: A solid-state transformer tailored to provide ancillary services to the distribution grid, IEEE Power Electron. Magazine. 4 (20017), no. 2, 56–67.
[5] L.G. Franquelo, J. Rodriguez, J.I. Leon, S. Kouro, R. Portillo and M.A.M. Prats, The age of multilevel converters arrives, IEEE Ind. Electron. Mag. 2 (2008), no. 2, 28–39.
[6] F. Haase, A. Kouchaki and M. Nymand, Controller design and implementation of a three-phase Active Front End using SiC based MOSFETs, 9th Int. Conf. Power Electron. ECCE Asia (ICPE-ECCE Asia), 2015, pp. 2681–2687.
[7] S. Kakar, Sh. Bin Md. Ayob, A. Iqbal, N. Mohamad Nordin, M. Saad Bin Arif and Sh. Gore, New asymmetrical modular multilevel inverter topology with reduced number of switches, IEEE Access 9 (2021) 27627–27637.
[8] J. Rodriguez, B. Wu, S. Bernet, N. Zargari, J. Rebolledo, J. Pontt and P. Steimer, Design and evaluation criteria for high power drives, Conf. Rec. IEEE IAS Annu. Meeting, 2008, pp. 1–9.
[9] F. Rojas, M. Dıaz, M. Espinoza and R. Cardenas, A solid state transformer based on a three-phase to single-phase Modular Multilevel Converter for power distribution networks, Power Electron. Conf. (SPEC), 2017, pp. 1.
[10] J. Rodriguez, L.G. Franquelo, S. Kouro, J.I. Leon, R.C. Portillo, M.A.M. Prats and M.A. Perez, Multilevel converters: An enabling technology for high-power applications, Proc. IEEE. 97 (2009), no. 11, 1786–1817.
[11] A. Marzoughi, R. Burgos, D. Boroyevich and Y. Xue, Design and Comparison of Cascaded H-bridge, Modular Multilevel Converter and 5-L Active Neutral Point Clamped Topologies for Motor Drive Applications, IEEE Trans. Ind. Appl. 54 (2018), no. 2, 1404–1413.
[12] G. Mondal and S. Nielebock, Control of M2C direct converter for AC to AC conversion with wide frequency range, 18th Eur. Conf. Power Electron. Appl. (EPE’16 ECCE Europe), 2016, pp. 1–10.
[13] M.M. Swamy, J.K. Kang and K. Shirabe, Power loss, system efficiency, and leakage current comparison between Si IGBT VFD and SiC FET VFD with various filtering options, IEEE Trans. Ind. Appl. 51 (2015), no. 5, 3858–3866.
Volume 14, Issue 6
June 2023
Pages 161-179
  • Receive Date: 30 April 2022
  • Revise Date: 25 June 2022
  • Accept Date: 19 July 2022