Design and implementation of folded QRS detector for implantable cardiac pacemaker

Document Type : Research Paper


Department of ECE,PSG College of Technology Coimbatore, India.


This paper proposes an area and power efficient technique for the design of an ECG detector. In biomedical applications, like the ECG detector for implantable cardiac pacemaker systems, area and power consumption plays a major role. Thus in this paper, an area-efficient ECG detector with folded pipelined FIR filter is proposed. In conventional wavelet filter bank structure, the decimated wavelet filter bank used makes use of 3 LPFs and 1 HPF of pipelined architecture. This pipelined filter structure requires more hardware. Thus in the proposed architecture folding transformation technique has been applied to the pipelined filter structure in order to reduce the hardware. The decimated wavelet filter bank consisting of the filter structures followed by down samplers is used to denoise the ECG signal. The QRS complex detector consisting of a comparator, counter and a threshold block is used to find the correct location of the QRS complex. In order to further reduce the number of registers that occurs as a result of the folding transformation, folding transformation with register minimization technique is applied to the pipelined filter that results in less hardware utilization. The proposed technique is implemented using Xilinx System Generator. Thus a total area of 22.78% is saved using the proposed method. Considerably a low power of 115mW is also achieved which makes it useful for high-performance medical applications.


[1] D. Bhavtosh, Berwal and Y. Kumar, High performance QRS complex detector for wearable ECG systems using
multi scaled product with booth multiplier and soft threshold algorithm, IEEE International Conference on Signal
Processing and Communication (ICSC), Noida, India. 2015, pp. 204–209.
[2] D.L. Donoho, De-noising by soft-thresholding, IEEE Trans. Inf. Theory. 41(3) (1995) 613–627.
[3] A. Joy and C.S. Vinitha, Folding and register minimization transformation on DSP filter,5th IEEE Uttar Pradesh
Section International Conference on Electrical, Electronics and Computer Engineering (UPCON), Gorakhpur. 18
(2018) 1–6.
[4] S. Kadambe, R. Murray and G.F. Boudreaux-Bartels, Wavelet transform-based QRS complex detector, IEEE
Trans. Inf. Technol. Biomed. 46(7) (1999) 838–848.
[5] A. Kumar, D. Berwal and Y. Kumar, Design of high-performance ECG detector for implantable cardiac pacemaker
systems using biorthogonal wavelet transform, Int. J. Circuits, Syst. Signal Process. 37 (2018) 3995–4014.
[6] Y. Min, H. Kim, Y. Kang, G. Kim, J. Park and S. Kim, Design of wavelet-based ECG detector for implantable
cardiac pacemakers, IEEE Trans. Biomed. Circuits Syst. 7(4) (2013) 426–436.
[7] K. Parhi Keshab, VLSI Digital Signal Processing Systems: Design and Implementation, John Wiley & Sons.
[8] R.S. Sanders and M.T. Lee, Implantable pacemakers, Proc. IEEE. 84(3) (1996) 480–486.
[9] P.E. Trahanias, An approach to QRS complex detection using mathematical morphology, IEEE. Trans. Biomed.
Eng. 40(2) (1993) 201–205.
Volume 12, Special Issue
December 2021
Pages 1497-1509
  • Receive Date: 13 August 2021
  • Revise Date: 06 October 2021
  • Accept Date: 03 November 2021