International Journal of Nonlinear Analysis and Applications
The nonlinear effect in the performance of 4:2 Compressor
Document Type : Research Paper
Authors
1 Department of Computer Engineering, Central Tehran Branch, Islamic Azad University, (IAUCTB)
2 Department of Computer Engineering, Shahid Beheshti University
3 Department of Computer Engineering, Central Tehran Branch, Azad University (IAUCTB),
Abstract
In this article, we have designed a novel 4:2 QCA Compressor with a nonlinear effect. This can be considered as a new vision to design approximate Majority circuits with more than five-input. The main advantages of these ideas are the reduced number of QCA cells as well as power dissipation, increased speed, and improved cell area In addition, a novel hierarchy is introduced to optimize digital systems. The 4:2 Compressor circuit is selected as a benchmark. This circuit is simulated with some technologies such as CMOS, CNT, and QCA in different architectures. All results from power respective were compared. We have used QCADesigner and QCAPro for QCA Circuits, Hspice with 20nm-nfet PTM-MG model for CMOS circuits and Stanford CNFET 20nm model for CNT circuits as simulation tools to evaluate circuits.
Keywords
(2008) 1509–1515.
[2] E. Alkaldy, K. Navi, F. Sharifi and M.H. Moaiyeri, An ultra-high-speed (4: 2) compressor with a new design
approach for nanotechnology based on the multi-input majority function, J. Comput. Theo. Nano. 11(7) (2014)
1691–1696.
[3] M. Bagherian Khosroshahy, M.Sam Daliri, A. Abdoli, K. Navi and N. Bagherzadeh, A 3D universal structure
based on molecular-QCA and CNT technologies, J. Molec. Struc. 1119 (2016) 86–95.
[4] B.K. Bhoi, T. Das, N.K. Misra and R. Rout, An explicit cell-based nesting robust architecture and analysis of full
adder, Paper presented at the Recent Trends in Communication, Computing, and Electronics, Singapore, 2019.
[5] C.-H. Chang, J. Gu and M. Zhang, Ultra low-voltage low-power CMOS 4-2 and 5-2 compressors for fast arithmetic
circuits, IEEE Transactions on Circuits and Systems I: Regular Papers 51, 1985-1997 Institute of Electrical and
Electronics Engineers (IEEE), 2004.
[6] L. Dadda, Some schemes for fast serial input multipliers, In 1983 IEEE 6th Symposium on Computer Arithmetic
(ARITH). IEEE, 1983.
[7] E. Dmitri Nikonov and I. A. Young, Benchmarking of beyond-CMOS eyploratory devices for logic integrated
circuits, IEEE Journal on Eyploratory Solid-State Computational Devices and Circuits 1, 3–11 Institute of
Electrical and Electronics Engineers (IEEE), 2015.
[8] P. Douglas Tougaw and C. S. Lent, Logical devices implemented using quantum cellular automata, J. Appl. Phys.
75 (1994) 1818–1825.
[9] R. Farazkish, F. Khodaparast, K. Navi and A. Jalali, Design and characterization of a novel inverter for nanoelectronic circuits, Proc. Int. Conf. Nanotech. Fund. Appl. pp. 4-6 August 2010.
[10] J. Gu and C.-H. Chang, Ultra low voltage low power 4-2 compressor for high speed multiplications, Proc. 2003
Int. Symp. Circ. Syst. IEEE, 2003.
[11] G.M. Howard, P. Mokrian, M. Ahmadi and W.C. Miller, Power and Delay Analysis of 4:2 Compressor Cells, In
2005 IEEE International Symposium on Circuits and Systems. IEEE, 2005.
[12] D. Jacobsohn, A suggestion for a fast multiplier, IEEE Trans. Elect. Comput. EC-13, Instit. Elect. Elect. Engin.
(IEEE), (1964) 754–754.
[13] M.J. Kelly Nano Manufacturing for Electronics or Optoelectronics, In Future Trends in Microelectronics, 2016.
[14] P. Keshavarzian and K. Navi, Optimum quaternary Galois field circuit design through carbon nano tube technology,
In 15th International Conference on Advanced Computing and Communications (ADCOM 2007), IEEE, 2007.
[15] I. Koren, Computer Arithmetic Algorithms Second Edition, A K Peters/CRC Press, 2001.
[16] P. Mokrian, G.M. Howard, G. Jullien and M. Ahmadi, On the use of 4:2 compressors for partial product reduction,
In CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane
Technology (Cat. No.03CH37436), IEEE, 2003.
[17] N. Mousavi and S. Gorgin, The novel architecture for 4:2 compressors, CSCCIT Conf. 2011.
[18] N. Moosavi, K. Navi and V. Aghazarian, Ultra-low cost full adder cell using the nonlinear effect in four-input
quantum dot cellular automata majority gate, Int. J. Nonlinear Anal. Appl. 11(2) (2008) 1–16.
[19] K. Prasad and K.K. Parhi,Low-power 4-2 and 5-2 compressors, In Conference Record of Thirty-Fifth Asilomar
Conference on Signals Systems and Computers (Cat.No.01CH37256), IEEE, 2001.
[20] J.M. Rabaey, A. Chandrakasan and B. Nikolic, Digital Integrated Circuits (A design perspective), Prentice Hall,
2003.
[21] D. Radhakrishnan and A.P. Preethy, Low power CMOS pass logic 4-2 compressor for high-speed multiplication,
In Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144), IEEE, 2000.
[22] S. Seyedi and N. Jafari Navimipour, An optimized design of full Adder based on nanoscale quantum-dot cellular
automata, Optik 158 (2018) 243–256.[23] A.M. Shams and M.A. Bayoumi, A structured approach for designing low power adders, Conf. Record Thirty-First
Asilomar Conf. Sign. Syst. Comput. IEEE Comput. Soc, 1997.
[24] E. E. Swartzlander, H. Cho, I. Kong and S.-W. Kim, Computer arithmetic implemented with QCA: A progress
report, In 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals Systems and Computers,
IEEE, 2010.
[25] S. Veeramachaneni, K. Krishna, L. Avinash, S. Puppala and M.B. Srinivas, Novel architectures for high-speed and
low-power 3-2 4-2 and 5-2 compressors, 20th Int. Conf. VLSI Design held jointly with 6th Int. Conf. Embedded
Syst. IEEE, 2007.
[26] M. Weinan and L. Shuguo, A new high compression compressor for large multiplier In 2008 9th International
Conference on Solid-State and Integrated-Circuit Technology,IEEE, 2008.
[27] R. Zimmermann and W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic, IEEE J. Solid-State
Circ. Instit. Elect. Elect. Engin. 32 (1997) 1079–1090.
)
Volume 12, Issue 2
November 2021Pages 1929-1945
- Receive Date: 30 November 2020
- Accept Date: 15 February 2021